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CT OF THE DISCLOSURE 
A magnetic core memory element circuit includes a 
magnetic core memory element having a plurality of 
input windings and an output winding, a blockigg oscilla- 15 
tor connected between the output winding and one of the 
plurality of input windings, and a utilization device cou- 
pled to the blocking oscillator to receive an output there- 
from. With this particular circuit configuration, the 
output from the magnetic core memory element can be 20 
applied to the utilization device and simultaneously be 
coupled back to the magnetic core memory element to 
automatically reset it to its original state, Le,, the mag- 
netic core memory element can be interrogated without 
subsequent loss of information content. 25 
The invention described herein was made by an em- 
ployee of the United Slates Government and may be 
manufactured and used by or for the Government for 30 
governmental purposes without the payment of royalties 
thereon or therefor. 
This invention relates to a magnetic core memory ele- 
ment circuit, and, more particularly, to a magnetic core 
memory element circuit that can be interrogated without 35 
subsequent loss of stored digital information. 
One of the essential functions of digital processing 
equipment is the storage of digital information, which 
usually takes place in some form of a storage memory 
element circuit. The memory element itself may be any 40 
one of a number of two state devices wherein the two 
states thereof correspond to binary “1” and “0.” One of 
the mast reliable memory elements, because of its passive 
nature, is a magnetic core memory element. 
able for use in digital processing equipment since its 
various windings allow for sufficient contro1 of the outputs 
therefrom. There are usually three input windings-a first 
r set the core, a second used to enable 
and a tliird used to read or interrogate 50 
stored in the core. Prior art memory 
elements of this type have suffered by the fact that they 
either have had the inherent disadvantage of losing the 
digital information stored therein, after the read pulse is 
applied to the read winding thereof, or have reqaired 55 
complicated circuits to restore the digital information 
which would otherwise be lost. In addition, prior art 
memory elements have suffered from the presence of 
undesirable noise voltage pulses being coupled to  the 
e principal object of this invention to 
element circuit which 
equent loss of digital 
The magnetic core memory element is especially suit- 45 
00 
can be interrogated 
information. 
netic core memory element ci 
Ibw power ih &&tal equipmen 
C*bS. 
Tt is. another object d this invention to Fovide a mag- 05 
this invention to provide a 
ent circuit simple in design, 70 
h+gh in operational efficiency 
and reliability. 
2 
It is still another object of this invention to provide a 
magnetic core memory element circuit capable of pro- 
ducing pulses which are free of any undesirable noise 
Pulse voltages that are inherent in the switching of mag- 
netic core memory elements. 
It is still a further object of this invention to provide 
a magnetic cme memory element circuit requiring only 
mi-directional pulses for the control thereof. 
It is an additional object of this. invention to provide 
a magnetic core memory element circuit wherein there are 
no stringent requirements on the magnitude and width 
of the read input pulse to be used therewith. 
In brief, the invention comprises a magnetic core 
memory element circuit for producing an output signal 
while, at the Same time, retaining the stored digital in- 
formation which, in prior art circuits, is normally lost in 
the production of an output signal. The magnetic core 
memory element circuit includes a magnetic core memory 
element haying essentially four input windings-namely, 
an enable, disable, read and reset windings-and an out- 
put winding; and a feedback network, made up of a delay 
element, such as a bIocking oscillator, and an amplifier, 
connected between the output winding and the input reset 
winding of the magnetic core memory element. Now, 
assuming that the magnetic core memory element is in 
the enable state, then the application of a read pulse to 
the read input winding results in an output signal being 
derived from the output winding of the magnetic core 
memory element. This output signal, after first being 
delayed by the blocking oscillator and amplified, i s  then 
fed back to an input reset winding of the magnetic core 
memory element to set the core thereof in the same state 
as it was before the arrival of the read pulse. An addi- 
tional output signal can be derived from the magnetic 
core memory circuit for use by a utilization circuit during 
the delay interval or during the time the core of the 
magnetic core memory element i s  being restored to its 
original state. 
Other objects and a fuller understanding of the present 
invention may be had by reference to the following de- 
tailed description, and to the accompanying figures in 
the drawings. 
FIGURE 1 shows a preferred embodiment of the in- 
vention partially in schematic and partially in symbolic 
form: 
FIGURE 2 shows an example of one blocking oscilla- 
tor circuit that can be used as part of the circuit in 
FIGURE 1; and 
FIGURE 3 is a block diagram representation of a 
combination of two magnetic core memory ebment cir- 
cuits, of the type as depicted in FTGURIE 1, connected 
in such a wsry as to produce a pulse-type flip-flop circuit. 
Referring now to FIGURE 1, tlrere is shown a m a w t i c  
core memory element circuit 9, comprising a magnetic 
core memory elemerit 10 { sh symbolic form) and 
a feedback nefwork 8. The 
ment 10 essentially compris 
windings, each being represented in FX 
minal and winding phase designation 
description of the symbol representing 
memory element 10 can be found in the boor entitled, 
“Digital Applications of Magnetic Devices” ecTited by 
Albert J. Myerhoff, (John J .  wiley 
149, 150. The magnetic core memory el 
with four input windingS--read, disable, 
(feedback) having terminals 3, 4, 5 and 6, re 
[y-aad an output winding (trigger i 
Feedback network 8 includes blooking oscillator 11 and 
amplifier 12 connected in series between output terminal 
7 and input reset terminal 6 of magnetic core memory 
dement 14). 
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In general, the magnetic core memory element 10 func- as blocking oscillator 11 in the present invention. The 
tions as follows: if it is enabled, the receipt of a read dutput pdlse from terminal 7 of magnetic core memory 
pulse at terminal 3 produces an output signal at terminal element 10 of FIGURE 1 i's coupled thrdugh series con- 
7; and, on the other hand, if it is disabled, the receipt of nected diode 21 and resistor 23, to the base of tratfistor 
a read pulse at terminal 3 will not produce an output sig- 20. The emitter of transistor 20 is connected ta 2 PlW 
nal at terminal 7. +5 volt soutce. Between the base and emitter Of tr2n- 
In the present invention, in the case where the core sistor 20 is connected diode 22 in series with feedback 
of the magnetic core memory element 10 has been pre- winding 26 of transformer 24. Primary wiriding 27 Of 
viously enabled and thereafter has a read pulse applied transformer 24 is connected between the callectbr Of 
to read terminal 3, an output signal is developed at ter- l o  transistor 20 and ground; and output Winding 28 0% 
minal 7, which is in turn applied to the blocking oscillator transformer 24 provides output 1 which is c W l e d  
11, connected to terminal 7, to trigger the blocking oscil- amplifier 12, as shown in FIGURE 1. Output 2 iS takers 
lator to produce a signal therefrom having an Overshoot from the collector af transisitor 20 and applied to UtiIiZtP 
voltage (see FIGURE 1). An amplifier 12, connected to tion circuit 17. 
output 13 of blocking oscillator 11, amplifies and shapes 15 Blocking oscillator circuit 11 Operates as fOhvS. 
the overshoot voltage of the signal from blocking oscil- Transistor 2Q begins to conduct when si tiigger vtrltage 
lator 11 and feeds its output back to reset terminal 6 of pulse of proper polarity and magnitude fs @pfied to  
magnetic core memory element 10 to reset the core to its diode 21 from terminal 7 of magnetic core menWy d b  
enabled state. Now, on the other hand, where the core of ment 10. The application of this pulse to the base o$ 
the magnetic more memory element 10 is in its disabled 20 transistor 20 causes the collector voltage of transistor z@ 
state, blocking oscillator 11 will not be triggered, inas- to swing toward plus 5 volts and a current to flow through 
much as no output is developed at terminal 7 by the primary winding 27 of transformer 24, which in turn 
application of a read pulse to terminal 3. produces an excitation on the core of transformer 24 
Thus, it can be readily observed, by the operation of and a switching of the flux thereof. This switching; flux 
the invention, that stored digital information in magnetic 25 causes a voltage (the polarity of which is in such B d b  
core memory element 10 is retained by magnetic core rection as to sustain the conduction of transistor 20) iu' 
memory element 10 being reset or not having the stored be produced in feedback winding 216 of transformer 2 4  
digital information removed therefrom in the first place, As soon as the voltage on winding 26 exceeds the trigger 
depending upon whether or not the core of the magnetic voltage magnitude at the base of transistor 20, diode 22 
core memory element 10 is in an enabled or disabled state 30 will begin to conduct and current will flow from the dot 
when a read signal is applied, Should it be desired that the side of winding 26 through the emitter to the base of 
read information be passed on to a utilization circuit, then transistor 20 and back to the non-dot side of winding 
output 15, from blocking oscillator 11 would be coupled 26 through diode 22. This action quickly results in a 
to utilization circuit 17. In this manner, magnetic core voltage being produced on output winding 28. Diode 21 
memory element 10 can be read with its information being 35 is placed in the blocking oscillator circuit to prevent cur- 
applied to a utilization circuit, without loss of the stored rent flow from feedback winding 26 to terminal 4 of 
digital information therefrom. magnetic core memory element 10; and diode 22 serves 
As can be noted from the above description of the o p r -  to Prevent the trigger input signal from terminal 7 from 
ation of magnetic core memory element circuit 9, there being shunted by feedback winding 26 until the voltage 
are essentially four pulses which must be taken into con- 40 developed across this winding produces enough current 
sideration. These pulses are shown in FIGURE 1 and to asS~~me control. 
include: the read pulse, the disable pulse, the enable pulse The collector current of transistor 26 continues to in- 
and the output pulse. There will now be presented the crease as time progresses and, depending upon the num- 
preferred relationship that these pulses should have with ber turns of primary winding 27, the flux available and 
one another for magnetic core memory element circuit 9 45 the magnitude of the voltage applied to the emitter of 
to best perform in its intended manner. transistor 20, a delay time will be reached in which a 
It is essential that the width tl of the read pulse not be further increase in collector current produces no further 
greater than the width t4 of the output pulse, otherwise increase in flux. When this point is reached no further 
feedback circuit 8 might be prevented from resetting the voltage is produced in feedback winding 26, and the 
core of the magnetic core memory element 10 to its orig- 50 collector current in transistor 22) drops to zero. This 
inal state. If this were not the case, then the read pulse removes the excitation from the core of transformer 24 
would overlap into the overshoot interval of the output and the flux in the core begins to reverse direction. This 
pulse and thereby prevent magnetic core memory element reversal of flux direction causes an opposite polarity 
10 from resetting, as desired, because of the fact that pulse to be produced on each of the windings on trans- 
there would be two input signals, each of opposite polar- 55 former 24 and thereby results in the overshoot voltage 
ity, being applied to magnetic core memory element 10 that is applied to amplifier 12 of FIGURE 1. The block- 
simultaneously. ing oscillator circuit parameters are chosen so that there 
The disable pulse should be chosen to have a com- will be only one pulse generated by the blocking oscilla- 
bination of magnitude and width tz that will be sufficient tor for each input trigger pulse or, in other words, the 
to change the state of magnetic core memory element 10 60 circuit is arranged to function as a one-shot and not a 
without, at the same time, producing a pulse at terminal free-running blocking oscillator. The blocking oscillator, 
7 of large enough amplitude to trigger blocking oscilla- designed as just described, aside from providing a delayed 
tor 11. pulse for the reset winding and an output pulse for a 
The enable pulse can have any combination of width utilization circuit, also serves an important additional 
and magnitude as long as it possesses sufficient energy to 65 function of preventing noise pulses from the output wind- 
switch all of the flux in the core of the magnetic core ing of magnetic core memory element 10 from being 
memory element 10. This is due to the fact that any pulse presented to utilization circuit 17 when a read input pulse 
appearing on output terminal 7 of magnetic core memory is applied to the read input winding of a disabled mag- 
element 10, caused by the application of an enable pulse, netic core memory element 10. 
will be of the wrong polarity to trigger blocking oscil- 70 While separate windings have been shown for the ap- 
lator 11. Therefore, there will be no output from blocking plication of the disable and read information, one wind- 
oscillator 11 until a subsequent read pulse is applied to ing can be used to perform both the disable and read 
read input 3. functions, since both of these functions require the same 
In FIGURE 2, there is a more detailed showing of polarity pulse. This can be accomplished by applying to  
one example of a blocking oscillator that can be used 75 the same winding an input pulse of small magnitude and 
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long duration as a disable pulse and an input pulse of 
large magnitude and short duration as a read pulse. Also, 
instead of having a separate enable input winding on 
magnetic core memory element 10, the enable pulse 
could be applied to the input of amplifier 12. In addition, 
while the output signal is shown in the figures as being 
taken from the collector of transistor 20, an output sig- 
nal of either polarity could instead be derived from any 
of the windings on blocking oscillator trmsformer 24. 
In fact, should it be desired, a multiplicity of outputs 
could be derived from blocking oscillator transformer 24. 
Also, it might be well to note that it is possible to 
cascade one magnetic core memory element 10 with many 
more magnetic core memory elements so that one read, 
one disable, or one enable pulse signal can be arranged 
to control many magnetic core memory elements. In 
addition, if sufficient flux is generated in blocking os- 
cillator transformer 24, of FIGURE 2, ampIifier 21, of 
FIGURE 1, can be eliminated. Then the blocking oscilla- 
tor overshoot voltage would be coupled through an iso- 
lating diode, back to reset terminal 6 of magnetic core 
memory element 10. 
In an actual embodiment of the inventioii, a commer- 
cially available mo-permalloy non-linear toroidal mag- 
netic core (Dynacor type 072S22A1) with a diameter 
of approximately 0.2 inch and a thickness of approxi- 
mately 0.1 inch was used as the core for magnetic core 
memory element 10. As desired, this core exhibited a 
substantially rectangular hysteresis loop. All of the wind- 
ings on this magnetic core were wound with number 40 
American Wire Gauge (AWG) wire with the read, 
disable, enable, reset and output windings having 3, 10, 
5, 55, and 6 turns, respectively. 
In operation, the read pulse amplitude was adjusted 
to switch the core of magnetic core memory element 10 
in approximately 0.5 micro-second. This switching time 
was chosen to permit good triggering of blocking os- 
cillator 11 and, at the same time, to provide a trigger 
pulse no wider than necessary in order to obtain a large 
voltage per turn signal on output winding 7 of magnetic 
core memory element 10. 
Since the core of the aforementioned magnetic core 
memory element 18, as designed, exhibited a maximum 
switching time of 20 microseconds, the disable pulse was 
chosen to have a magnitude sufficient to switch the core 
in 20 microseconds. With a disable pulse of this type 
applied to the disable winding 4 of magnetic core mem- 
ory element 10, the pulse produced on output winding 7 
was insufficient to trigger blocking oscillator 11. There- 
fore, by the proper choice of the disable pulse, false 
operation of magnetic core memory element circuit 9 
was prevented. 
There is shown in FIGURE 3 two magnetic core mem- 
ory element circuits, magnetic core memory circuits 114 
and 115, arranged to function as a pulse-type flip-flop 
circuit. Magnetic core memory circuit 114 is substan- 
tially the same as that shown in FIGURE 1 with the 
exceptions that the magnetic core memory element has 
three input terminals instead of four-namely, disable 
terminal 100, read terminal 112 and reset terminal 103; 
and the output from amplifier 110 is connected to reset 
terminal 102 of magnetic core memory element 106 of 
magnetic core memory element circuit 115 instead of 
to reset terminal 103 of the magnetic core memory ele- 
ment 105. Output terminal 118 of magnetic core mem- 
ory element 105 is connected to  blocking oscillator 1OV 
which is in turn connected to amplifier 110. 
Magnetic core memory element circuit 115 also in- 
cludes a magnetic core memory element 106 with three 
input terminals-namely, enable terminal 101, read termi- 
nal 113 and reset terminal 102. Output terminal 119 is 
connected to blocking oscillator 108 which is in turn con- 
nected to amplifier 111. The output from amplifier 111 
is coupled back to reset terminal 103 of magnetic core 
memory element 105. 
li 
One input is used for the application of both the enable 
and disable pulse to terminal 101 and terminal 100, 
respectively, and the outputs from blocking oscillators 107 
and 108 are applied to utilization circuits 116 and 117 
respectively. It is to be noted that the read pulse is 
applied simultaneously to read terminals 112 and 113 
and that the enable and disable pulses are applied simul- 
taneously to enable and disable terminal PO0 and 101. 
With the flip-flop circuit of FIGURE 3, arranged as 
just described, and with a pulse applied to both thc: 
enable and disable terminals 100 and 101 followed by 
read pulses applied to read terminals 112 and 113, in the 
proper time sequence, pulses are passed back and forth 
between magnetic core memory element circuits 114 and 
15 115. Accordingly, a pulse is applied to utilization device 
117 for every other read input pulse applied to the read 
input terminals and to utilization device 116 for every 
other alternate read input pulse applied to the read input 
terminals. 
The requirements placed on the input pulses applied 
to magnetic core memory element circuits 114 and 115 
are essentially the same as those for the single magnetic 
core memory element circuit of FIGURE 1 with the ex- 
ception that it is not necessary for a disable pulse, ap- 
25 plied to input terminal 100, to switch magnetic core 
memory element 105 over a long period, as required for 
a single-magnetic core memory element. This may be 
explained by referring to FIGURE 3 and noting that if 
blocking oscillator 107 is triggered by the application of 
30 a pulse to input 100 of magnetic core memory element 
105, the resulting output from amplifier 110, connected 
to reset input 102 of magnetic core memory element 106, 
will only provide an additional input to magnetic core 
memory element 106 which is of the same phase as the 
38 input that was applied to input 101 of magnetic core 
memory element 106 at the Tame time that the disable 
pulse was applied to input 160 of magnetic core element 
105. Thus, the desired result of requiring magnetic core 
memory element 105 to be disabled and magnetic core 
40 memory element 106 to be enabled has been achieved 
whether or not blocking oscillator 107 was triggered by 
the application of an enable disable pulse. 
The subsequent application of a read pulse to read 
input terminals 113 and 112 will cause magnetic core 
48 memory element 106 to be disabled and magnetic core 
memory 105 to be enabled, respectively, and an output 
pulse to be applied from blocking oscillator 108 to utiliza- 
tion device 117. The next read pulse applied to the two 
read input terminals will cause magnetic core memory 
5o element 105 to be disabled and magnetic core memory 
element 106 to be enabled, and an output pulse to be ap- 
plied from blocking oscillator 107 to utilization device 
116. This cycle will be repeated with each pair of read 
pulses applied to the read input terminals. 
1. A magnetic core memory element circuit capable 
of producing an output signal without loss of the stored 
information comprising a magnetic core memory element 
including a core member having a first and a second 
60 state and a plurality of windings, including an output 
winding and a reset winding, wound on said core member; 
and a blocking oscillator connected between said output 
winding and said reset winding to furnish said output 
signal and to automatically reset said magnetic core mem- 
65 ory element to its original state by application of a sig- 
nal to said reset winding. 
2. The circuit of claim 1 further including an ampli- 
fier and a utilization device; and wherein said blocking 
7o oscillator is in series with said amplifier and connected 
between said output winding and the input of said ampli- 
fier: wherein the output of said amplifier is applied to 
said reset winding; and wherein said utilization device 
is connected to said blocking oscillator to receive said 
20 
55 What i s  claimed is: 
75 output signal therefrom. 
said second magnetic core memory element circuit and 
another of said plurality of windings of said magnetic 
core memory element of said first magnetic corc memory 
element circuit. 
4. The flip-flop circuit of claim 3 wherein each of 
said plurality of windings includes an output winding, and 
wherein said delay means of said first magnetic core mem- 
ory element circuit is connected between said output wind- 
ing of said magnetic core memory element of said first 
magnetic core memory element circuit and one of said 
windings of said magnetic core memory element of said 
second magnetic core memory element circuit, and said 
delay means of said second magnetic core memory element 
. circuit is connected between said output winding of said 
magnetic core memory element of said second magnetic 
core memory element circuit and one of said windings 
of said magnetic core memory element of said first mag- 
netic core memory element circuit. 
5. The flip-flop circuit of claim 4 wherein each of said 
delay means includes a blocking oscillator connected in 
series with an amplifier; and which further comprises 
a first and a second utilization circuit, said first utilization 
circuit being connected to said blocking oscillator of said 
first magnetic core memory element circuit and said second 
utilization circuit being connected to said blocking oscilla- 
tor of said second magnetic core memory element circuit. 
6. The flip-flop circuit of claim § wherein said plurality 
pf windings of said magnetic core memory element of 
3,501,752 
7 8 
3. A pulse-type flip-flop circuit comprising a first and a said first magnetic core memoly element circuit includes 
second magnetic core memory element circuit, each in- a disable winding, a read winding, a reset winding and an 
cluding a delay means and a two state magnetic core output winding and wherein said plurality of windings 
memory element having a core member and a plurality of of said magnetic core memory element of said second 
windings wound on said core member; said delay means magnetic core memory element circuit includes an enable 
of said first magnetic core memory element circuit con- winding, a read winding a reset winding and an output 
nected between one of said plurality of windings of said winding. 
magnetic core memory element of said first magnetic 7. The fip-flop circuit of claim 6 wherein said disable 
core memory element circuit and one of said plurality of winding and said enable winding are interconnected to 
windings of said magnetic core memory element of said have a common input signal applied thereto, and said read 
second magnetic core memory element circuit; and said winding of said first magnetic core memory element cir- 
delay means of said second magnetic core menory de- cuit is interconnected with said read winding of said 
ment circuit connected between another of said plurality second magnetic core memory element circuit so that a 
of windings of said magnetic core memory element of single read input signal can be applied thereto; and 
15 wherein said series connected blocking oscillator and am- 
plifier of said first magnetic core memory element circuit 
are connected between said output winding of said first 
magnetic core memory element circuit and said reset wind- 
ing of said second magnetic core memory element circuit, 
20 and said series connected blocking oscillator and amplifier 
of said second magnetic core memory element circuit are 
connected between said output winding of said second 
magnetic core memory element circuit and said reset wind- 
ing of said first magnetic core memory element circuit. 
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